

Cite No >



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 111 663 A2

(12)

# **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 27.06.2001 Bulletin 2001/26

(51) Int Cl.7: H01L 21/20

(21) Application number: 00311022.8

(22) Date of filing: 11.12.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 20.12.1999 JP 37684299 16.05.2000 JP 2000143826 22.06.2000 JP 2000227963

(71) Applicant: Nitride Semiconductors Co., Ltd. Tokushima-shi, Tokushima 770-8053 (JP) (72) Inventors:

- Sakai, Shiro 174-4 Nakatsu-ura Tokushima 770-8072 (JP)
- Wang, Tao a/o Nitride Semiconductors Co.,Ltd. Tokushima-shi, Tokushima 770-8053 (JP)
- (74) Representative: Gill, David Alan W.P. Thompson & Co., Celcon House, 289-293 High Holborn London WC1V 7HU (GB)

# (54) GaN-based compound semiconductor device and method of producing the same

(57) The Invention provides for a method of forming a GaN-based compound semiconductor having excellent crystallinity and a GaN-based semiconductor device produced therefrom. A discrete SIN buffer body is formed on a substrate, and a GaN buffer layer is formed thereon at low temperatures and a GaN semiconductor layer is then formed at high temperatures. By forming the discrete SIN buffer body, the crystal growth, which

is dependent on the substrate, of the low-temperature butter tayer is inhibited and monocrystallization is promoted to generate seed crystals used at the time of growing the GaN buffer layer. Further, by forming sIO<sub>2</sub> discretely between the substrate and the SiN buffer body or by forming InGaN or a superfattice layer on the GaN semiconductor layer, distortion of the GaN semiconductor layer is reduced.




Fig. 1

Printed by Joure, 75001 PARIS (FF)

#### Description

[0001] The present invention relates to a gallium nitride-based compound semiconductor and to a method of producing the same.

[0002] Gallium nitride-based semiconductors are widely used in luminous devices such as LEDs, and in other applications. In production of GaN semiconductors, a blue laser which is operable continuously over 10,000 hours at room temperature has been reported.(S. Nakamura et al, Apply Phys. Lett. 72, 211 (1998)) for growing GaN on a sapphire substrate by using an ELO (Epitaxially Laterally Overgrown) method. In the ELO method, a GaN layer of several microns is formed on the capphire substrate and an SiO<sub>2</sub> mask is formed in the form of stripes in the <1100> direction of GaN. SiO<sub>2</sub> formed in the form of stripes has an opening ratio of about 2:1. GaN is caused to grow again in a perpendicular direction from the openings of the SiO<sub>2</sub> mask, after which GaN is caused to grow in a horizontal direction so as to cover the SiO<sub>2</sub>, thereby forming a continuous GaN layer. Thus, the dislocation density of the GaN layer covering the SiO<sub>2</sub> mask is reduced and a luminous device having the above properties is obtained.

[0003] However, in this EIO method, a reduction in dislocation density occurs only at the portions of the GaN layer where the SIO<sub>2</sub> mask exists, and only these portions exhibit good properties.

[0004] Meanwhile, in view of lattice mismatching between sapphire and GaN, it has also been proposed that a GaN or AlN buffer layer be grown on a sapphire substrate at low temporatures and then a GaN or GaAIN layer or the like be grown on that buffer layer. For example, Japanese Patent Application Laid-Open No. Hei 4-297023 discloses that a GaAIN buffer layer is caused to grow on a sapphire substrate at low temporatures and then a semiconductor layer such as GaN is further formed.

[0005] Howover, even in this mothod, high dislocation density occurs in the low-temperature buffer layer, so that high dislocation density also occurs in the GaN or GaAIN layer formed thereon. This is not satisfactory in obtaining a luminous device that is operable continuously over a long period of time.

[0006] The Invention seeks to provide for a GaN-based compound semiconductor device, and method of producing the same, exhibiting an advantage over known such devices and methods.

[0007] Among the objects of the present invention there is the provision of a mothod which enables relatively simple reduction of dislocation density of a GaN-based compound semiconductor to a level at least that resulting from the ELO method, and to provide a GaN-based compound semiconductor device having low dislocation density.

[0008] The present invention advantageously relates to a method for producing a GaN-based compound semiconductor, which comprises the steps of (a) forming a buffer body discretely on a substrate, (b) forming buffer layer on the buffer body, and (c) forming a GaN-based compound semiconductor layer on the buffer layer.

[0009] One aspect of the present invention further includes a step of forming a crystal nucleus generation-inhibiting layer discretely on the substrate prior to the step (a).

[0010] Another aspect of the present invention further includes a step (d) of forming an InGaN layer on the GaN-based compound semiconductor layer.

[0011] Still enother aspect of the present invention further includes a step (d) of forming a superlattice layer having a quantum well structure on the GaN-based compound semiconductor layer.

[0012] Further, in the present invention, the step (a) can also be expressed as a step of forming a buffer body having multiple pores on a substrate.

[0013] Still further, in the present invention, the step (a) may also be a step of feeding SiH<sub>4</sub> and NH<sub>3</sub> to a substrate.

In one aspect, the amounts of SiH<sub>4</sub> and NH<sub>3</sub> to be fed are such that an Si compound is formed in the form of islands on the substrate.

[0014] In the present invention, when a buffer layer is formed on a substrate (at relatively low temperatures) and a GaN-based compound semiconductor layer is further formed thereon, it is possible to reduce the dislocation density of the GaN-based compound semiconductor layer formed on the buffer layer if the dislocation density of the buffer layer can be reduced. The present inventor has found that by forming a buffer body discretely on a substrate, by forming a buffer body fraving multiple pores on-a substrate, or by forming a buffer body in the form of islands on a substrate, buffer layer crystal growth, which is dependent on the substrate, is inhibited over the buffer body to suppress the occurrence of dislocations, and monocrystallization is promoted to generate seed crystals of a GaN-based compound semiconductor. More specifically, the buffer layer grows in a perpendicular direction from the pores of the buffer body formed discretely and, in time, the buffer layer grows in a horizontal direction so as to cover the buffer body. Growth of the buffer layer may be interrupted in the perpendicular direction from the pores, but not in the horizontal direction because the buffer layer is free from substrate influence. By controlling the degree of discretion of the buffer body or the number of its poros, the degree of crystal growth in the horizontal direction can also be controlled.

[0015] In one embodiment of the present invention, a buffer body is formed when the temperature of a substrate is 900°C or lower. When a buffer body composed of a material such as SIN is formed at a substrate temperature of higher than 900°C, the surface of the substrate is automatically nitrided, and the buffer body is inevitably formed on the surface-nitrided substrate. It is well known that when GaN is formed on the surface-nitrided substrate, the quality of

the GaN layer formed is adversely affected. Therefore, it is desirable that formation of the buffer body be carried out at temperatures at which the surface of the substrate is not yet fully nitrided, which are specifically 900°C or lower, preferably 700°C or lower, and more preferably 450°C to 600°C.

[0016] In the present invention, a reduction in the distocation density of the GaN-based compound semiconductor may cause distortion in the grown GaN-based compound semiconductor. When the GaN-based compound semiconductor is caused to grow directly on the substrate, distocation occurs. This distocation alleviates the distortion of the GaN-based compound semiconductor. Such distortion does not become noticeable when the thickness of the GaN-based compound semiconductor layer is very small, but when the distortion increases in proportion to an increase in the layer thickness, problems such as layer oracking may occur.

[0017] Thus, in the present invention, a crystal nucleus generation-inhibiting tayer is formed discretely prior to the formation of the buffer layer, not only to reduce the dislocation density of the GaN-based compound semiconductor, but also to ensure the alloviation of its distortion. The GaN-based compound semiconductor grows from the portions of the substrate where the crystal nucleus generation-inhibiting layer is not formed and, in time, the growing portions of the GaN-based compound semiconductor proceed in a horizontal direction and meet one another so es to cover the crystal nucleus generation-inhibiting layer. At these meeting portions, the distortion of the GaN-based compound semiconductor layer is alloviated.

[0018] Further, in the present invention, an InGaN layer or a superlattice layer having a quantum well structure is formed on the GaN-based compound semiconductor layer, not only to reduce the dislocation density of the GaN-based compound semiconductor, but also to ensure the alleviation of its distortion. Because InGaN is not as hard as GaN, it can alteviate the distortion of the GaN-based compound semiconductor. Meanwhile, the superlattice layer having a quantum well structure can also alleviate the distortion of the GaN-based compound semiconductor because it has large distortion due to lattice mismatching.

[0019] Further, the GaN-based compound semiconductor device of the present invention comprises a buffer body which is formed discretely on a substrate or a buffer body having multiple pores which is formed on a substrate; a buffer layor formed on the buffer body; and a GaN-based compound semiconductor layer formed on the buffer layor.

[0020] In one embodiment of the present invention, this semiconductor device has a crystal nucleus generation-inhibiting layer between the substrate and the buffer body.

[0021] In another embodiment of the present invention, this semiconductor device has an inGaN layer or a superlattice layer having a quantum well structure on the GaN-based compound semiconductor layer.

[0022] The Invention is described further hereinafter, by way of example only, with reference to the accompanying drawings in which:

[0023] Fig. 1 is a block diagram of the GaN-based compound semiconductor device.

[0024] Fig. 2 is a plan view of the SIN buffer body in Fig. 1.

[0025] Fig. 3 is an illustration showing crystallization of the GaN-based compound semiconductor.

55 [0028] Fig. 4 is a conceptual block diagram of the production device.

[0027] Fig. 5 is a flowchart showing the production process.

[0028] Fig. 6A is a TEM photograph of the device produced by a production method according to a related art.

[0029] Fig. 6B is a TEM photograph of the device produced by the method of the present invention.

[0030] Fig. 7 is a graph showing the result of subjecting the device to an X-ray diffraction analysis.

40 [0031] Fig. 8A is an AFM photograph of an SiN buffer body.

[0032] Fig. 8B is an AFM photograph of another SiN buffer body.

[0033] Fig. 9 is a block diagram of another GaN-based compound semiconductor device.

[0034] Fig. 10 is a block diagram of still another GaN-based compound semiconductor device.

[0035] Fig. 11 is a block diagram of still another GaN-based compound semiconductor device.

[0036] Fig. 12 is a block diagram of yet another GaN-based compound semiconductor device.

[0037] Fig. 13 is a flowchart showing the production process of the GaN-based compound semiconductor device shown in Fig. 12.

[0038] Proferred embodiment of the present invention will hereinafter be described with reference to the drawings.

[0039] Fig. 1 shows the structure of a GaN-based compound semiconductor produced by the method of a first preferred embodiment. A SIN buffer body 12 is formed discretely on a substrate 10 such as sapphire. On the SiN 12, a GaN buffer layer 14 having a thickness of about 20 nm is formed at low temperatures (such as 500°C) and then a GaN semiconductor layer 16 having a thickness of about 2 µm is formed thereon at high temperatures (such as 1,075°C).

[0040] Fig. 2 is a schematic pian view of the SIN buffer body 12 formed on the substrate 10. The SiN buffer body 12 is formed, not in the form of a layer to cover the substrate 10, but discretely, so as to have pores 11, as shown in Fig.

2. That is, a plurality of buffer bodies are discretely formed or a buffer body having a plurality of porce is formed. The SiN buffer body 12 is not formed on the porce 11; that is, the substrate 10 is exposed at these porce. The SiN buffer body 12 formed on the substrate 10 may be amorphous or crystalline and, in either case, exhibits the effect of inhibiting the crystal growth of the low-temperature GaN buffer layer 14 formed thereon.

45

50

#### EP 1 111 663 A2

[0041] Fig. 3 is a schematic diagram showing the mechanism of crystallization of the GaN-based compound semiconductor shown in Figs. 1 and 2. Because the SiN buffer body 12 formed on the substrate is amorphous, the crystal
growth of the GaN buffer layer 14 formed at low temperatures occurs, not on the SiN buffer body 12, but in a perpendicular direction from gaps 12a and 12b (corresponding to pores 11 shown in Fig. 2) of the SiN buffer body 12. as
shown by the arrows (a) in Fig. 3. This growing crystal is a crystal whose orientation varies depending on the crystal
orientation of the substrate 10. The crystal growth started from the gaps 12a and 12b of the SiN buffer body 12 starts
in time to proceed in a horizontal direction and forms over the SIN buffer body 12. At this point, since the SIN buffer
body 12 itself is amorphous, which means that it does not have specific crystal enentation, the portions of the GaN
buffer layer 14 locating over the SiN buffer body 12 are not greatly influenced either by the substrate 10 or by the SIN
buffer body 12. Therefore, these portions of the GaN buffer layer 14 are apt to monocrystallize and are free from the
occurrence of dislocation. Then, using these portions of the GaN buffer layer 14 as seed crystals, the GaN semiconfunctor layer 16 grows as shown by the errows (b) in Fig. 3. As described above, in the present embodiment, the
crystallinity of the GaN semiconductor layer 16 is improved by promoting the monocrystallization of the low-temperature
GaN buffer layer 14 by using the SiN buffer body 12.

[0042] Fig. 4 shows a conceptual diagram of the production device for the GaN-based compound semiconductor of the present embediment, and Fig. 5 shows a flowchart showing the production process. First, a sapphire substrate 10 is placed on a susceptor 21 in a reaction tube 20 to heat-treat the sapphire substrate in an  $H_2$  atmosphere by heating it up to 1.150°C using a heater 22. After the heat treatment, the temperature of the substrate is lowered to 500°C, a mixed gas of H<sub>2</sub> and N<sub>2</sub> is fed from a gas-introducing port 24 and introduced into the tube via a microporous member 25 having gas permeability, and a silane gas (SiH<sub>4</sub>), an ammonia gas (NH<sub>3</sub>) and H<sub>2</sub> are fed into the tube from a gas-Introducing port 23 to form an SIN buffer body 12 (S101). The flow rate of 7.5ppm SIH4 diluted in H2 is 20 sccm, and that of 100% NH2 is about 5 sim. The SiN buffer body 12 is desirably formed not at high temperatures over 900°C, but at low temperatures of 900°C or lower, preferably 700°C or lower, more preferably 450°C to 600°C (for example, 500°C as have indicated in the present embodiment). When the ammonia gas and the silane gas are brought into contact with the supphire substrate 10 heated to temperatures over 900°C, for example, temperatures of 1,000°C or higher, the surface of the sapphire substrate 10 is automatically nitrided, and the SiN buffer body 12 is inevitably formed on the nitrided surface. It is known that the quality of the GaN layer grown on the fully nitrided surface of the substrate is inferior to that of the GaN layer grown on the unnitrided surface of the substrate. It is assumed that this is because the surface of the sapphire (Al<sub>2</sub>O<sub>3</sub>) substrate is converted to AIN by surface nitriding and the surface of AIN is an N aurface (AIN has a structure in which aluminum and nitrogen are alternately arranged, and its outermost atom is nitrogen). GaN grown on the nitrogen surface is inferior in layer quality to that grown on an Al or Ge surface. Therefore, when forming the SIN buffer body 12, it is necessary to form the SIN buffer body 12 by bringing the ammonia gas and the sliane gas into contact with the sapphire substrate 10 at temperatures at which the surface of the substrate is not fully nitrided. Next, the feeding of SIH<sub>4</sub> is stopped, and, with the temperature of the substrate maintained at 500°C, trimethyl gallium (TMG), NH3 and H2 are fed into the tube from the gas-introducing port 23 to grow a GaN buffer layer 14 (S102). The GaN buffer layer 14 is allowed to grow to a size of 20 nm in about 75 seconds. Then, the substrate 10 is heated to 1,075°C using the heater 22 and TMG, NH<sub>2</sub> and H<sub>2</sub> are fed into the tube from the gas-introducing port 23 likewise to grow a GaN semiconductor layer (\$103). That is, the method of the present embodiment differs from the method of the related art, which comprises the steps of growing a GaN buffer layer on a substrate at low temperatures (of about 500°C) and then growing a GaN layer at high temperatures (of not lower than 1,000°C), in that SiH4 and NH2 are fed to the substrate 10 to cause a reaction prior to the growth of the low-temperature buffer layer.

[0043] Table 1 shows the properties of the GaN semiconductor produced by varying the formation time of the SIN buffer layer 12, that is, the amount of formation thereof.

Table 1

No.	Formation Time of SIN (seconds)	Mobility	X-FW HM	Surface Property
1	50	258	244	Good
2	100	381	245	Good
3	150	281	266	Fair
4	125	392	240	Excellent
5	- 76	332	240	Good

[0044] Table 1 shows five samples prepared and numbered 1, 2, 3, 4 and 5, for which the formation time of the SIN buffer body 12 is set to be 50, 100, 150, 125 and 75 seconds, respectively. The measured properties are mobility (cm²/V-sec), the half-width of an X-ray rocking curve (X-FWMH), and the results of observing a surface property (surface

morphology) by a microscope. As for the formation time of SIN, samples Nos. 1, 2 and 5 which are given relatively short formation time as 50 s. 75 s, and 100 s show relatively good surface properties and small X-FWMH values. On the other hand, sample No. 3 given relatively long SiN formation time as 150 s shows only a fair surface property and a relatively large X-FWMH value. It is assumed that this is because the long SiN formation time caused the formation of, not the discrete SiN buffer body 12, but an SIN layer on the substrate 10 and the SIN layer inhibited the crystal growth of the GaN buffer layer 14 and the GaN semiconductor layer 18. In contrast, sample No. 4 given an SIN formation time of 125s shows excellent surface crystallinity and an extremely small X-FWMH value of 240. Further, sample No. 4 also has a large mobility value of 392, showing the improvement of electric characteristics in proportion to the improvement of crystallinity.

[0045] As can be understood from the above, the crystallinity of the GaN semiconductor layer 15 can be improved by forming the SiN buffer 12 not in the form of a layer, but in the form of multiple spots on the substrate 10 by controlling the formation time of the SiN buffer body 12, that is, the amount of formation thereof.

[0048] Figs. 6A and 6B show transmission electron microscope (TEM) photographs of the sections of the GaN semiconductor produced by the method of the prior art and the GaN semiconductor (corresponding to sample No. 4 in Table 1) produced by the method of the present embodiment. Fig. 8A shows the GaN semiconductor produced by the method of the prior art, while Fig. 88 shows the GaN semiconductor produced by the method of the present embodiment. In Figs. 6A and 6B, g represents the [2110] direction. Fig. 6A shows that the GaN semiconductor of the related art has a number of filament dislocations occurring from the Interface between the low-temperature buffer layer and the GaN layer. On the other hand, unlike Fig. 6A, Fig. 6B shows that the GaN semiconductor of the present embodiment has almost no dislocations occurring from the interface between the low-temperature buffer layer and the GaN layer. Although some dislocations can be recognized in Fig. 6B, those are not from the interface between the low-temperature buffer layer and the GaN layer, Therefore, these dislocations that can be recognized in Fig. 6B are not caused by the low-temperature buffer layer as was true in the prior art. They have occurred as the GaN layer itself has grown and, therefore, can be prohibited from occurring by controlling the growth condition of the GaN layer. The dislocation density of the GaN semiconductor produced by the method of the present embodiment shown in Fig. 6B is significantly lower than that of the GaN semiconductor produced by the method of the prior art shown in Fig. 6A, and is comparable to that of the GaN semiconductor produced by the ELO method. The effect of the method of the present embodiment should be obvious from Figs. 6A and 6B.

[0047] Fig. 7 shows the resultant spectra of the X-ray diffraction analysis shown in Table 1. Fig. 7 shows the results of subjecting the GaN semiconductor produced by the method of the gaN semiconductor produced by the method of the present embodiment to the X-ray diffraction analysis. The GaN semiconductor produced by the method of the related art shows a half-width (FWHM) of 285 arcsec, while the GaN semiconductor produced by the method of the present embodiment, as already described above, shows a half-width of 240 arcsec.

[0048] Figs. 8A and 8B show atomic force microscope (AFM) photographs of SIN buffer bodies formed on sapphire substrates by feeding SiH<sub>4</sub> and NH<sub>3</sub> to the substrates. Fig. 8A shows the photograph of the SiN buffer body formed with an SiN formation time of 50 sec (corresponding to sample No. 1 in Table 1), while Fig. 8B shows the photograph of the SiN buffer body formed with an SiN formation time of 125 sec (corresponding to sample No. 4 in Table 1). Fig. 8B shows that the SiN buffer body formed with the SiN formation time of 125 sec has a number of openings or pores whose size is expressed in nanometers, while Fig. 8A shows no signs of such openings or pores. The photograph of Fig. 8B corresponds to Fig. 2, and it is assumed that these openings or pores contribute to a reduction in dislocation density. That is, it is assumed that by having such openings or pores on SiN, in other words, by forming SiN, not in the form of a continuous layer, but discretely or in the form of Islands, the crystal growth of the low-temperature buffer layer in a horizontal direction is promoted, with the result of inhibiting the occurrence of dislocations.

[0049] Although SIN is used as the buffer body in the present embodiment, other materials that can inhibit the crystal growth of the buffer body, such as SI and SiO<sub>2</sub>, can also be used.

[6050] Further, although GaN is used as the buffer layer in the present embodimem, GaAIN or AIN can also be used, and the thickness of the buffer layer can be made smaller than 20 nm. The same applies to the gallium nitride-based compound semiconductor layer, which means that GaAIN can be used in place of GaN.

[0051] In the present embodiment, when the GaN semiconductor layer 16 is formed in the manner as described above, dislocation density thereof is significantly reduced. However, distortion remains in the GaN semiconductor layer 18, and in proportion to an increase in the thickness of the GaN semiconductor layer 16, its stress also increases. In some cases, the GaN semiconductor layer 16 may be cracked.

[0052] Consequently, by the addition of another production step, the reduction of the dislocation density and the alleviation of the distortion may be achieved simultaneously.

[0063] Fig. 9 shows the structure of the GaN-based compound semiconductor produced by the production method of the present embodiment. The structure of Fig. 9 is different from that of Fig. 1 in that  $SiO_2$  30 as a crystal nucleus generation-inhibiting layer is formed discretely on the substrate 10 such as sapphire prior to the formation of the SiN buffer body 12 and the low-temperature GaN buffer layer 14 on the substrate 10. That is,  $SiO_2$  30 is first formed

discretely on the substrate 10, and then, the GaN-based compound semiconductor is formed, following the-flowchart shown in Fig. 5.  $SIO_2$  30 can be formed discretely by first forming  $SIO_2$  on the substrate 10 by, for example, electron beam evaporation or chemical-vapor deposition and then removing some portions of  $SIO_2$  by etching or the like. As an example,  $SIO_2$  30 can be formed in the form of stripes each of which has a width of 2 to 50  $\mu$ m, preferably 5 to 20  $\mu$ m, and is apart from adjacent stripes with a distance which is almost the same as the width

[0054] When the buffer body 12, the GaN buffer layer 14 and the GaN semiconductor layer 18 are formed on  $\mathrm{SiO}_2$  30 which has been formed as described above, these layers grow from the openings of  $\mathrm{SiO}_2$  30, that is, the portions of the substrate 10 which are devoid of  $\mathrm{SiO}_2$  30, start in time to grow in a horizontal direction so as to cover  $\mathrm{SiO}_2$  30, and meet the layers growing out of other openings. At these meeting portions (one of which is shown by (a) in Fig. 9), the distortion within the GaN semiconductor layer 16 is alleviated, whereby a good GaN semiconductor layer 16 which has low distocation density and small distortion can be obtained.

[0055] Other materials that are completely or almost free from the generation of crystal nuclei, such as SiN and Si, can be used in place of SiO<sub>2</sub>.

[0056] Further, Fig. 10 shows the structure of the GaN-based compound semiconductor produced by the production method of another embodiment. The structure of Fig. 10 is different from that of Fig. 1 in that an InGaN layer 32 is formed on the GaN semiconductor layer 18 and an AlGaN layer 34 is formed on the InGaN layer 32 to form the device structure. That is, after the GaN semiconductor layer 18 is formed by following the flowchart shown in Table 5, the InGaN layer 32 is formed, followed by the formation of the AlGaN layer 34. Since the GaN semiconductor layer 18 does not have many dislocations to alleviate distortion, distortion may still remain within the layer 16. However, since the hardness of the InGaN layer 32 formed thereon is lower than that of the GaN semiconductor layer 16 (InGaN is softer than GaN), the distortion of the GaN semiconductor layer 16 is assimilated by the InGaN layer 32, whereby a device structure which is free from cracking can be obtained.

[0057] The thickness of the GaN semiconductor layer 16 can be such that the layer 18 is not cracked by its distortion, which is, for example, about 0.1 to 3 µm, while the thickness of the inGaN leyer 32 can be set to be 0.001 to 1 µm. Further, the content of in in the inGaN layer 32 may be, for example, 0.02 to 0.5 wt%, preferably 0.05 to 0.2 wt%.

[0058] Further, a GaN or InGaN layer can be used in place of the AlGaN layer 34.

[0059] Fig. 11 shows the structure of the GaN-based compound semiconductor produced by the production method of still another embodiment. The structure of Fig. 11 is different from that of Fig. 1 in that a superlattice tayer 36 having a quantum well structure (or a multilayer quantum well MCW) is formed on the GaN semiconductor layer 16 and the AlGaN layer 34 is then formed on the superlattice layer 36 to form the device structure. That is, after the GaN semiconductor layer 16 is formed by following the flowchert shown in Table 5, the superlattice layer 36 is formed, followed by the formation of the AlGaN layer 34. The superlattice layer 35 may be formed, for example, by alternately laminating InGaN and GaN, as shown in Fig. 11. Each of the layers constituting the superlattice layer 36 may have a thickness of 1 to 100 nm, preferably 2 to 3 nm. Fig. 11 shows that the InGaN/GaN super lattice layer 36 comprises only two pitches. This is for the sake of convenience, as a matter of course, and the number of the pitches may be expressed by "n" (n is any number from 1 to 300, preferably around 20). Within the super lattice layer 36 (or multilayer quantum well MCW) exists a large amount of distortion due to lattice mismatching. Therefore, by this layer, the influence of the distortion of the GaN semiconductor layer 16 on the AlGaN layer 34 can be inhibited.

[0060] As combinations of layers constituting the super lattice layer 36, AlGaN/GaN or InGaN/AlGaN can also be used, in addition to InGaN/GaN.

[0061] Further, a GaN or InGaN layer can be used in place of the AlGaN layer 34.

[0062] Fig. 12 shows the structure of the GaN-based compound semiconductor produced by the production method of yet another embodiment. A GaN semiconductor layer 40 is formed on the substrate 10, and a SiN buffer body 42 is formed thereon. The GaN semiconductor layer 40 does not require formation at a low temperature (e.g., 500 °C), as is required by the GaN buffer layer 14 in Fig. 1, and can be formed at a desired temperature, having desired width. For example, a GaN layer 40 can be formed under the same condition as that for the GaN semiconductor layer 16 in Fig. 1. A SiN buffer body 42 can be formed in the same process as that for the SiN buffer body 12 in Fig. 1. For example, a SiN buffer body 42 can be formed at a substrate temperature of 400 °C to 1200 °C, using silane gas and ammonia gas supplied. After the formation of SiN buffer body 42, a GaN semiconductor layer 44 is formed again. Due to the presence of the SiN buffer body 42, dislocation density of the GaN semiconductor layer 44 can be reduced.

[0063] It should be noted that, although a SiN buffer body 42 is inserted into the GaN semiconductor layers 40, 44 only once, growth of the GaN semiconductor layers 40, 44 may be discontinued at more than two times, as necessary, so that a SiN buffer body 42 may be inserted every time of discontinuation.

[0064] Also note that AlGaN may be used in the place of GaN in Fig. 12.

[0065] Fig. 13 is a flowchart showing the production process for the case shown in Fig. 12. Initially, a GaN semiconductor layer 40 is formed on a substrate (\$201). Low temperature is not required as formation condition, and the layer 40 can be formed at a substrate temperature of, for example, 1000 °C or higher. Subsequently, growth of the GaN semiconductor layer 40 is temperarily discontinued, and sliane gas and ammonla gas are introduced into a reaction

tube to form SiN (\$202). Silane gas and ammonia gas may be supplied for a period of time long enough for the SiN to be formed discretely (a few seconds). After the formation of SiN, TMG, ammonia, and  $H_2$  are supplied again to grow the GaN semiconductor layer 44 (\$205).

[0066] Moreover, although SIN is used as the buffer body in the above embodiments, other materials that can inhibit the crystal growth of the buffer body, such as Si and SiO2, can also be used.

[0067] Further, although GaN is used as the buffer layer in the above embodiments, GaAIN or AIN can also be used. and the thickness of the buffer layer can be made smaller than 20 nm. The same applies to the gallium nitride-based compound semiconductor layer, which means that GaAIN can be used in place of GaN.

Claima

- 1. A method of forming a GaN-based compound semiconductor; comprising the steps of:
  - (a) forming a buffer body discretely on a substrate,
    - (b) forming a buffer layer on the buffer body, and
    - (c) forming a GaN-based compound semiconductor layer on the buffer layer.
- 2. A method of forming a GaN-based compound semiconductor, comprising the steps of:

20

10

15

- (a) forming a buffer body having multiple pores on a substrate,
- (b) forming a buffer layer on the buffer body, and
- (c) forming a GaN-based compound semiconductor layer on the buffer layer.
- A method according to Claim 1 or 2, wherein the buffer body is made of Si or a Si compound. 25
  - A method according to Claim 1, 2 or 3, wherein the buffer body is formed when the temperature of the substrate is 900°C or less.
- 5. A method of forming a GaN-based compound semiconductor, comprising the steps of:
  - (a) feeding SiH4 and NH3 to a substrate,
  - (b) forming a buffer layer on the substrate, and
  - (c) forming a GaN-based compound semiconductor layer on the buffer layer.

35

- 6. A method according to Claim 5, wherein the amounts of SiH<sub>4</sub> and NH<sub>3</sub> to be fed are chosen such that an Si compound is formed in the form of Islands on the substrate.
- 7. A method according to Claim 5 or 6, wherein SiH<sub>4</sub> and NH<sub>3</sub> are fed when the temperature of the substrate is 900°C
  - 8. A method according to any one of the preceding claims wherein a crystal nucleus generation-inhibiting layer is formed discretely on the substrate prior to the step (a).
- 9. A method according to any one of the preceding claims wherein the crystal nucleus generation-inhibiting layer is formed in the form of stripes of SiO2, SiN or Si at a predetermined interval.
  - 10. A method according to any one of the preceding claims, which further includes the step (d) of forming an InGaN layer on the GaN-based compound semiconductor layer.


11. A method according to any one of Claims 1 to 9, which further includes the step (d) of forming a superlattice layer having a quantum well structure on the GaN-based compound semiconductor layer.

- 12. A method according to Claim 11, wherein the superlattice layer is formed by laminating InGaN and GaN alternately.
- 13. A GaN-based compound semiconductor device comprising:


a substrate,

15


- a discrete buffer body formed on the substrate,
- a buffer layer formed on the buffer body, and
- a GaN-based compound semiconductor layer formed on the buffer layer.
- 5 14. A GeN-based compound semiconductor device comprising:
  - a substrate,
  - a buffer body having multiple pores formed on the substage,
  - a buffer layer formed on the buffer body, and
- a GaN-based compound semiconductor layer formed on the buffer layer.
  - 15. A GaN-based compound semiconductor device comprising:
    - a substrate.
    - a buffer body having multiple islands formed on the substrate,
      - a buffer layer formed on the buffer body, and
      - a GaN-based compound semiconductor layer formed on the buffer layer.
- A device according to Claim 13, 14 or 15, which further includes a crystal nucleus generation-inhibiting layer formed between the substrate and the buffer body.
  - A device according to Claim 13, 14, 15 or 16, which further includes an inGaN layer formed on the GaN-based compound semiconductor layer.
- 25 18. A device according to Claim 13, 14, 15 or 16, which further includes a superlattice layer having a quantum well structure formed on the GaN-based compound somiconductor layer.
  - 19. A method for producing a GaN-based compound semiconductor, comprising the steps of:
    - (a) forming a GaN-based compound semiconductor on a substrate;
    - (b) discontinuing formation of the GaN-based compound semiconductor to form a SiN butter body; and
    - (c) forming a GaN-based compound semiconductor on the SiN buffer body.
- 20. The method according to Claim 19, wherein the SiN buffer body is formed when the temperature of the substrate is 400°C to 1200°C.



F i g. 1



Fia.2



Fia.3




Fig. 4






Fig. 5

# Cross-sectional TEM image of "new GaN" and "conventional GaN"



New GaN(g=[2110] FIG. 6A



Conventional GaN(g=[2110] FIG. 6B





Fig. 7



Height

FIG. 8A




FIG. 8B






Fig. 9




F i g. 10




F. i g. 11

EP 1 111 663 A2



F i g. 12



F i g. 13